We report the transport characteristics of both electrons and holes through narrow constricted crystalline Si "wall-like" long-channels that were surrounded by a thermally grown SiO 2 layer.
I. INTRODUCTION
For over 40 years the microelectronics market place has driven the very large scale integration (VLSI) industry to make continuous improvements in computational power, bandwidth and speed.
1 These continued enhancements in performance have come in the form of "cramming" more components onto integrated circuits, as was predicted in 1965 by Gordon E.
More.
2
The push to increase the speed and density of the transistors on a chip has come in the form of shrinking the transistor size, in particular the channel length. 3, 4 However, reductions in channel length have come with challenges i.e., short channel effects. 5 Short channel effects lead to higher leakage currents, poor signal-to-noise ratios and instability during operation, such as loss of channel's gate control.
In order to improve the transistor's gate control and switching speed, the contemporary metaloxidesemiconductor (CMOS) industry has looked for alternative solutions to the traditional planar transistor designs and substrates.
6
Over the past several years, the CMOS industry has narrowed their focus into multi-gate field effect transistor designs 7 for improving the gate control, and strained substrates 8, 9 to enhance carrier carrier mobilities and ultimately the switching speed and drive currents.
One particular multigate transistor design that has gained considerable interest among the industry, as a replacement for the planar design, is the FinFET 7 . The FinFET has a tri-gate architecture and reductions of short-channel effects have been observed in these devices. 10, 11 induced stressors in the source and drain regions have been theoretically modeled. The results of these simulations show only a modest performance increase, approximately onehalf enhancement in mobility, as compared to similar size planar FETs.
14 Process induced strain in a FinFETs would be most effective if it was directly under the gate region, as its stressor's effectiveness diminishes with depth. Incorporation of wafer level strain using
SiGe-on-insulator (SGOI) and Strained Silicon-On-Insulator (sSOI) in small pitched circuits may be possible by converting the tensile strain of sSOI to compressive strain by selective growth of silicon-germanium. However, these type of configurations would certainly add complexities in a high volume manufacturing environment, which could negatively affect yield.
In this paper we report an comprehensive experimental and theoretical study on the nature of carrier transport, of both electrons and holes, through narrow constricted crystalline
Si "wall-like" long-channels that were surrounded by a thermally grown SiO 2 layer. The carrier transport characteristics are evaluated as a function of dimensional scaling of the Si wall widths from 200 nm to 20 nm. The Si wall-widths were reduced by the process of thermal oxidation, where stress naturally accumulates in the channel. Basically, this structure configuration allows us to investigate the effects of strained regions that are "closing-in" from both sides. Additionally, as the wall-widths approach the quasi quantum regime, the carriers start to become confined and therefore react to the narrow paths, and possibly behave more like waves then particles, 15 thus altering the macroscopic nature of resistance, capacitance and inductance to a more exotic microscopic one. 16 However, this transition into the quantum mechanical regime does not come about abruptly. Rather, there is a transition region in which the bulk properties begin to slowly weaken while the quantum effects begin to strengthen.
The effects of quantum confinement on carrier transport properties, however, have been primarily investigated in ternary and quarternary material heterostructures and supperlattices, in which scattering is seen to enhance some modes of the electron-lattice interactions while suppressing others, thereby changing the relative value of the carrier's effective masses of electrons and holes, as compared to bulk semiconductors. 17 To date such studies in Si have been very limited. We believe that these wall structures are a useful starting point for a broader study, as these can be configured into novel high density 3-D VLSI devices, where thermal effects, such as heat buildup, can also be efficiently managed.
We organize the rest of the paper as follows: In Sec. II the process for fabricating the crystalline Si wall structures is described, and the two electrode, metal-semiconductor-metal device structure fabrication is also discussed. In Sec. III, the experimental dc measurements as a function of wall width thickness are presented, including dark currents and photocurrents.
The electron and hole transient time responses and analysis are done in Sec. III. Section
IV provides a detailed model to explain the role of strain effects and how they impact both the electron and hole mobilities, while we summarize in Sec. V.
II. FABRICATION
A. Rationale for substrate material
Silicon-on-insulator (SOI) wafers with a top active layer of < 100 > crystal orientation were used to fabricate the wall-like structured devices for this study. The initial SOI structure had a 1500 nm active layer on top of a 3000 nm buried oxide. The SOI configuration allowed complete electrical isolation of the Si wall-like structures from the underlying substrate. All five samples in this study had identical p-type active layer with a lightly doped concentration of 10 14 cm −3 boron atoms. Intrinsic SOI wafers would have been an ideal choice for the experiment; however, due to the commercial unavailability of 100% intrinsic material, the above choice of dopant type and concentration was adequate enough to minimize the effects of impurity scattering. Boron tends to segregate away from the Si interface and into the thermally grown oxide 19 , thus reducing the impurity concentration near the Si interface with SiO 2 . Thus the segregation coefficient, which is defined as the ratio of the dopant concentrations at the interface, is less than one in our case. The thermal oxidation process leads to the formation of an oxide trapped charge (Q ot ), which contribute to the formation of a depletion region near the Si/ SiO 2 interface. 20, 21 Now, if we combine this oxide trapped charge with the fixed charge (Q f ) which naturally results from the excess Si atoms not reacted with the oxygen, and the interface trapped charge (Q it ) which results from the mismatch between the number of atomic bonds in the Si crystal surface and the number of available bonds in the SiO 2 layer, these all sum to (Q ot + Q f + Q it ). Combined these form an depletion region in Si that extends several nanometers away from the SiO 2 interface. 21, 22 Thus the effective Si cross-sectional wall widths were considerably narrower than the actual physical widths, due this formation of depletion regions from both sides.
B. Crystalline silicon wall nanostructure fabrication
In order to fabricate the wall structures, photoresist nano-scale pattering was required.
The precursors to the wall structures were patterned using interferometric lithography (IL) patterns were first formed in the photoresist followed by pattern transfer onto the underlying substrate using RIE in a parallel plate reactor using SF 6 plasma chemistry. Figure 1 shows a scanning electron microscope (SEM) cross-sectional image of an array of nano-wall structures with a remaining layer of patterned photoresist after RIE has been performed. Note at this stage these structures are merely the precursors to the thin Si wall structures that are then reconfigured into metal-semiconductor-metal (MSM) devices. After the photoresist was removed, the wall structures are thermally oxidized. The oxidation process accomplished two things. First, it consumes the Si, thus thins the wall width. Secondly, the thermally grown oxide preserves a low defect, clean Si/SiO 2 interface, and at the same time passivates the surfaces of the nanostructures. 23, 29 The Si/SiO 2 interface has low defects and it is important to note that strain is present at the interface and it reduces with distance from the interface.
This reduction in strain as a f unction of depth has been seen experimentally in Si/SiO 2 interfaces using a scanning transmission electron microscope using Z-contrast imaging which produces strain contrast imaging 30 . Using this technique, the 1/e decay length was measured at approximately 1 nm. The modeling of the thermal oxidation parameters needed for the desired thicknesses was complicated due to the f act that in a three dimensional wall structure there are several crystal lattice orientations that have different thermal oxidation rates. As a first order approximation, we used average values of oxidation rates between the various lattice orientations i.e. oxygen ow rate, pressure, temperature and time. These parameters were then fine-tuned empirically during the actual thermal oxidation runs. Figure 2 (a)-2(c)
show SEM images of the cross-sectional views of the wall structures after the respective thermal oxidations. As can be seen from the SEM images, due to the high aspect ratio of these structures the oxidation rate was not fully uniform throughout the height of the walls. The rate was faster at the top part of the walls and slower at the bottom part due to higher availability of oxygen atoms in the upper regions. The resulting wall-like Si structures surrounded by the thermally grown oxide are then configured into the active region of the MSM devices as described in the next section.
C. MSM device fabrication
The wall structured samples were then configured into two terminal metal-Si/nanowallmetal (MSM) devices for optical and electrical characterization. The MSM device configuration was specifically designed so the current would ow within the wall boundaries between the electrodes. This allowed the physical cross-section of the wall structures to dictate the current flow properties. The mesa structures were fabricated to cutoff any stray current paths that could bypass the intended active region (wall) carrier path. Figure 3 (a) shows a SEM picture of a typical pre-device mesa structure. After the walls were oxidized to achieve the desired wall width, the thermally grown oxide was selectively removed from the planar un-textured Si pad locations [ Figure 3 (b)] using an appropriate photo-mask and a chemical 1 : 6 buffered oxide etch (BOE) process.
Following the resist removal the samples were cleaned using a sulfuric-acid/hydrogenperoxide solution, and a DI water rinse followed by a nitrogen gas dry step. The samples were then re-patterned using photoresist and a second mask was used in the process to form the electrode contact regions. Three separate evaporations (30 nm of Ni) were performed.
The first one was performed at a normal incidence to the sample surface and the other two at a 30 o degree tilt angles in order to ensure complete coverage of the mesa step height.
After Ni evaporation, liftoff was performed to remove the unwanted metal and resist using acetone. Following a thorough clean using methanol/DI-water, the samples were again dehydrated and spin-coated with a thick resist layer. The samples were patterned using a final metallization mask set. A layer of Cr and Au was evaporated on the electrode regions.
30 nm/200 nm of Cr/Au were evaporated and liftoff process was used to remove the resist and unwanted metal. Figure 3 (c) shows SEM pictures of a fully fabricated wall device.
III. ELECTRICAL AND OPTICAL MEASUREMENTS AND ANALYSIS

A. DC measurements
At room temperature only a small number of carriers are thermally generated (as dark current) for a Si bandgap of 1.15 eV. At low bias voltages (linear region of operation) the slope of the I-V dark current is proportional to the device resistance that includes contributions of thermally generated carriers from both the wall channels and the metal/semiconductor contact regions. At higher biases the current saturates when all thermally generated carriers are collected. Any further increase in the current can be attributed to leakages across the contact metal-semiconductor barrier and to non-linear generation of carriers across the barrier. 31 The back interpolation of this leakage current to the zero bias (0 V) is a measure of the saturated dark current (I ds ). Although the photocurrents are a few orders of magnitude larger than the thermally generated dark currents, the analysis of the photocurrent (I ps ) IV function is the same as the dark current (I ds ) IV plots. For dc response analysis, two sets of measurements were performed. These include: (i) dark currents as a function of wall width thickness, and (ii) photocurrents as a function of wall width thickness. These results are discussed and analyzed below.
B. Dark currents versus wall width thickness
To study the carrier conduction properties versus dimensionally scaling down the width of the wall structures into the nano-regime, the samples were characterized in batches. Using 
D. Transient time response measurements and analysis
The schematic of the pulsed carrier transport experiment is shown in Figure 6 . This setup is based on a modified version of the Haynes-Schockley 32 experiment. This measurement provides an unambiguous direct measure of the actual transit time of electrons and holes through the channel. When a narrow pulse of light strikes the wall structured active region of the device near the left electrode as shown in Figure 6 , equal number of electrons and holes are generated, and are then subjected to diffusion and drift forces in a presence of an electric field. Based on the experimental configuration the electrons will be rapidly collected near the positively biased electrode and the holes will have to travel the entire channel to the negatively biased electrode. From the measured time response signal profile at the opposite electrode, the hole transient time limited carrier velocity can be determined, provided the carrier lifetime is greater than the total transit time. If the optical pulse of light strikes near the opposite electrode, the holes will be rapidly collected and the electrons would have to transit through the channel, thus the measured signal at the opposite electrode would be electron transit time limited.
The pulsed response measurements were taken using a 150-fs duration excitation at λ = 400 nm from a cw mode-locked Ti:Al 2 O 3 laser (doubled for the short wavelength, 0.2 mW average power at a 77 MHz repetition rate).
The wall structured MSM devices were probe tested using an 18 GHz probe and a highspeed digital sampling oscilloscope with an approximately 1 ps resolution capability. The laser spot size was 1 µm in diameter and the electrode gaps were 8 µm. Normal incidence was used for the experiment. The time response measurements were taken for low electric field strengths 3 × 10 3 V/cm, (2.5 V across 8 µm gap) thus avoiding velocity saturation.
Before the experimental data and analysis is provided it is useful to review the three primary factors that can impact the carrier transport through a semiconductor region.
These factors are:
• Field dependent velocity of carriers through the active region. At high E-fields, the velocities of both electrons and holes in Si saturate at about 1 × 10 7 cm/s, , 19 provided the field within the electrodes exceeds the saturation value for most of its length, we can assume that the carriers move with a average velocity drift. Velocity saturation is not an issue in our experiment since the applied field is much lower than what is required for saturation.
• Diffusion of carriers in the active region. The time it takes for carriers to diffuse a First from the experimental time response measurements we can calculate the average carrier velocities by applying the given relation,
where t d is the average time it takes for the pulsed carrier signal to cross the electrode gap distance. The pulse travels in the presence of a field and expands from its originating point due to diffusion. In this case we are ignoring the RC time delay that the pulsed signal experiences once it reaches the edge of the depletion region near the electrodes since the widths of the depletion regions are very small in the sub-micron range compared to the electrode gap which is 8 µm in length.
By definition the average carrier mobility can be written as,
where V bias is the external bias applied to the electrodes. regions from which carriers propagate due to the repulsive nature of the boundary at the Si/SiO 2 interface, and the carrier profile tends to peak a certain distance away from the interface close to the center of the wall structures. 21 At these nanoscales we must account for the strain effects, which include the reversal splitting of light-and heavy-hole bands as well as the decrease of conduction-band effective mass by reduced Si bandgap energy. These strain effects are formulated in our microscopic model for explaining the experimentally observed enhancements in both conduction-and valence-band mobilities with reduced Si wall thickness, i.e. consider the case where the hole mobility is given by
The narrower light-hole band dominating the transport can have a significant enhancement on the overall mobility which is consistent with our experimental result. Specifically, the enhancements of the valence-band and conduction-band mobilities are found to be associated with different aspects of physical mechanisms. The role of the biaxial strain buffering depth is elucidated and its importance to the scaling relations of wall-thickness is reproduced theoretically. A detailed theoretical model is described in the next section which explains our experimental results in a comprehensive manner.
IV. STRAIN EFFECTS MODELING TO EXPLAIN THE RISE IN ELECTRON AND HOLE MOBILITY
Figures 9(a)-9(c) represent the thickest wall channels and Figures 10(a)-10(c) represent
the thinnest wall channels. Note that the associated E-k diagrams of Fig. 9(c) and Fig. 10(c) represent the center regions of the wall channel structures where the carriers flow through.
If we consider a total valence-band hole concentration n v then, the light-hole (n LH ) and the heavy-hole (n HH ) concentration will satisfy the charge-conservation relation n LH +n HH = n v , where
Here, the subscript σ takes HH or LH and the upper (lower) sign corresponds to HH (LH)
state. In the above expressions, the approximations are made for high temperatures, V is the volume of the silicon film, T is the system temperature, the zero energy is chosen at the middle point between the split pair of light-hole and heavy-hole bands, k is the three dimensional wave vector of carriers, g Γ = 2 (not 6 due to strain effect) is the Γ-valley degeneracy for holes and g s = 2 is the spin degeneracy for both light-holes and heavyholes. In addition, u v , which depends on both T and n v , is the chemical potential to be determined for valence bands, E The total mobility µ v for holes can be expressed as
where A = 2∆E is given by The scale of interest for these calculations of the effects of strain near a Si/SiO 2 interface of a silicon nanowire was studied using molecular dynamics by Ohta, et. al. 37 . In this study, strain was most pronounced within 1-2 nanometers of the interface, tensile in the [001] direction (perpendicular to the substrate) and compressive in the [110] direction parallel to the substrate resulting in form of biaxial strain.
For a given conduction-band electron concentration n c , the electron chemical potential u c , which depends on both T and n c , is decided from
where the high-temperature approximation is made in the above expression,
G is the bandgap energy of strained silicon crystals, which depends on T and the hydrostatic part of the strain, ε ξ G stands for the bandgap energy of unstrained silicon crystals, g X, L = 2 (not 6 due to strain effect) represents the X (in < 100 > direction) or L (in < 111 > direction) valley degeneracy for electrons at the two minima of con- The change in the bandgap energy by strain also affects the effective mass of conduction band, given by
where we have neglected the shear strain and assumed a weak strain with |2 + ⊥ | 1, ∆ 0 = 44 meV is the spin-orbit splitting and E P = 21.6 eV is the Kane energy parameter.
The total mobility µ c of conduction-band electrons is obtained as
where
comes from the mobility saturation effect, n c = n v . The optical-phonon scattering and the inter-valley scattering are only important at high temperatures, while the acoustic-phonon scattering becomes more important at low temperatures. 39 The surface-roughness scattering, on the other hand, is largely independent of temperature.
For the impurity scattering, by using the Fermi's golden rule, its scattering rate 1/τ imp is calculated as
where N c is the total number of carriers in the system, n i = N i /V is the impurity concentration, Z is the impurity charge number, r = 11.9 is the silicon dielectric constant,
* is the carrier kinetic energy, and m * stands for the carrier effective mass. For this case, we have α = 1.
In addition, at high temperatures we get conduction-band electron distribution
where we have assumed the high-energy L valley becomes depopulated. Similar results can be obtained for valence-band hole distributions.
For the longitudinal-acoustic-phonon scattering at high temperatures ( ω q k B T ), its scattering rate 1/τ ac is calculated as 40,41
where For the longitudinal-optical-phonon scattering, its scattering rate 1/τ op is calculated as 40,41
where For the surface-roughness scattering, its scattering rate 1/τ sr is calculated as
where δb is the average roughness, Λ is the roughness spatial-correlation length in a Gaussian model, and E(x) is the a complete elliptic integral. Additionally, (e/ 0 r ) n depl stands for the surface depletion-charge field, and n depl is the surface depletion-charge areal densities. For this case, we have α = 1.
For the inter-valley scattering, its scattering rate 1/τ iv can be calculated in a similar way for phonons, which gives
where (D ξξ /e ξξ ) is the inter-valley optical-polarization field,
For this case, we have α = 3/2.
The finite-size effect in the direction perpendicular to the silicon film becomes significant 43 The existence of such a quantum well modify the splitting of 
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